A Hdl & Verilog Code: Simulated Output - Manjunatha S. - 图书 - LAP LAMBERT Academic Publishing - 9783848423248 - 2012年3月21日
如封面与标题不符,以标题为准

A Hdl & Verilog Code: Simulated Output

价格
元 373
不含税

远程仓调货

预计送达时间 年7月13日 - 年7月23日
添加至iMusic心愿单

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

介质类型 图书     Paperback Book   (平装胶订图书)
已发行 2012年3月21日
ISBN13 9783848423248
出版商 LAP LAMBERT Academic Publishing
页数 132
商品尺寸 150 × 8 × 226 mm   ·   215 g
语言 德语