Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - 图书 - LAP LAMBERT Academic Publishing - 9783847336778 - 2012年1月5日
如封面与标题不符,以标题为准

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

价格
元 426
不含税

远程仓调货

预计送达时间 年7月14日 - 年7月24日
添加至iMusic心愿单

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

介质类型 图书     Paperback Book   (平装胶订图书)
已发行 2012年1月5日
ISBN13 9783847336778
出版商 LAP LAMBERT Academic Publishing
页数 184
商品尺寸 150 × 11 × 226 mm   ·   292 g
语言 德语  

Shoab Ahmed Khan的更多作品

显示全部